ECE 120 Midterm 2

HKN Review Session

Time: On Tuesday, March 13th, 2018 8:30 pm
Location: Check compass for room assignment
What to bring: iCard, pens/pencils, HANDWRITTEN CHEAT SHEET
Overview of Review

- CMOS logic, Boolean expressions, Boolean Algebra
- K-maps, SOP, POS
- 2-level networks
- Adders, ALUs, and Bit Slice Design
- Multiplexers, Decoders
- Flip-Flops and Latches (S-R & D)
- FSM Design, Moore Machines
- Practice Exams! (The not so secret sauce in success)
CMOS logic

- Metal Oxide Semiconductor Field Effect Transistors (MOSFET)
  - N-type: pull-down, voltage applied (1) means it conducts, voltage absent (0) means it is off
  - P-type: pull-up, voltage applied (1) means it is off, voltage absent (0) means it is on

- Complementary layout
  - Prevents floating / short-circuited outputs
  - Requires p-type on top (connected to $V_{dd}$), requires that the top is the dual of the bottom
# Boolean Expressions and Algebra

<table>
<thead>
<tr>
<th></th>
<th>* indicates AND</th>
<th>+ indicates OR</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>identity</strong></td>
<td>1 * A = A</td>
<td>0 + A = A</td>
</tr>
<tr>
<td><strong>null</strong></td>
<td>1 + A = 1</td>
<td>0 * A = 0</td>
</tr>
<tr>
<td><strong>idempotence</strong></td>
<td>A + A = A</td>
<td>A * A = A</td>
</tr>
<tr>
<td><strong>complementarity</strong></td>
<td>A * A’ = 0</td>
<td>A + A’ = 1</td>
</tr>
<tr>
<td><strong>DEMORGAN</strong></td>
<td>(A + B)’ = A’B’</td>
<td>(AB)’ = A’ + B’</td>
</tr>
<tr>
<td><strong>involution</strong></td>
<td>(x’)’ = x</td>
<td></td>
</tr>
<tr>
<td><strong>Distribution</strong></td>
<td>(A + B)C = AC + BC</td>
<td>AB + C = (A + C)(B + C)</td>
</tr>
<tr>
<td><strong>Consensus</strong></td>
<td>(A + B)(A’ + C)(B + C) = (A + B)(A’ + C)</td>
<td>AB + A’C + BC = AB + A’C</td>
</tr>
</tbody>
</table>
Duality Principle, Ex. Demorgan’s Law

Duality: swap 1’s and 0’s, swap AND’s and OR’s, maintain precedence using parentheses

Complement: find dual, complement each variable

\[ m(a,b,c,d) = a' + bc' + b'd' \]

Dual: \[ n(a,b,c,d) = a'(b+c')(b'+d') \]

1) \[ m(a,b,c,d) = \left((a' + bc' + b'd')'\right)' \]
2) \[ m(a,b,c,d) = (a(bc')(b'd'))' \]
Logical Equivalence

2 ways to prove that two boolean functions are equivalent

1. Use truth tables: if they have the same output over all input combinations then they are logically equivalent
2. Use boolean algebra properties to show equality.

Let’s prove deMorgan’s law:

\[(A + B)’:\]

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>(A+B)’</th>
<th>A’B’</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

So, we can see in this truth table that \((A+B)’\) is logically equivalent to \(A’B’\). QED.
Logical Completeness

- A set of gates is said to be logically complete if it can implement any boolean expression with exclusively those set of gates.
- For example, NAND and NOR are individually logically complete as well as AND, OR, and NOT together.
  - How?
  - What about NOT? Is NOT logically complete?
  - What about XOR?
**K(arnaugh)-maps**

- A way to represent the outputs of a logical design with respect to its inputs.
- Should arrange inputs along row and columns in gray code order.
  
<table>
<thead>
<tr>
<th></th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

- Should be able to form whether asked to from a circuit, problem statement, or a design goal.
- Can accommodate up to 4 inputs, more requires more than a 2d representation.
- Simple example for a 3-input AND, $f(A,B,C)$:
SOP, POS

- **SOP- Sum of Products**
  - A group of products (ANDs) which are being summed (OR’d).
  - Example: $f(A,B) = AB’+A’B$ (XOR)
  - $AB’$ and $A’B$ are the products, which are summed.

- **POS- Product of Sums**
  - A group of sums (ORs) which are being multiplied (AND’d).
  - Example: $f(A,B) = (A+B)(A’+B’)$ (Still XOR)
  - $(A+B)$ and $(A’+B’)$ are the sums, which are AND’d.
Minimal vs. Canonical

- **Minimal - Listing terms as efficiently as possible (no redundancy)**
  - Can find through the bubbling method on kmaps.
  - Example: \( f(A,B,C) = A + BC \)

- **Canonical - Listing every term of the function with every input.**
  - Can find through writing out a truth table.
  - Canonical SOP: A listing of every set that makes the function return true (OR’d)
    - Example for above f: \( f(A,B,C) = ABC + ABC' + AB'C + AB'C' + A'BC \)
  - Canonical POS: A listing of every set that makes the function return false
    - Example for above: \( f(A,B,C) = (A+B+C)(A+B+C')(A+B'+C) \)
Converting SOP/POS to 2-level NAND or NOR

Any 2 level POS circuit can also be converted quickly to a NOR-NOR implementation.

NAND–NAND Implementation

- Consider the Following SOP Expression:
  \[ F = XZ + \overline{WY}Z \]

- A 2-level AND-OR circuit can be converted easily to a NAND-NAND implementation

Two successive bubbles on the same line cancel each other.
Optimized Boolean Expressions

- When trying to find the Boolean expression for the outputs of an FSM
  - consider both the POS and SOP forms
  - Check which of these minimises the total number of gates

- Prime implicants
  - The largest grouping of 1’s not fully contained by another grouping of 1’s (with power of 2 dimensions, ie. 2,4,8)

- Uniqueness
  - Look for other prime implicants of equal size that are not currently being used in your minimal expression
  - If you can write another function with the same number of terms, then it is not unique

- Don’t Cares
  - Symbol: X, used if the output can be a 0 or a 1
  - Can be included in any kmap circling
  - Important for making simplified SOP/POS (allows larger implicants)
Latches (S-R & D)

This SR latch above is active High for S (set) and R (reset) functionality. This SR latch is made from 8 transistors.

C is the enable bit for this D - Latch.

This D - latch is made from 18 transistors.
How to build Flip-Flops from latches

- Rising edge triggered flip flop on top, Falling edge triggered flip flop on the bottom.

- Looking at the top picture we have a rising edge triggered flip flop. How?

- When the clock is 0, master latch is write enabled, slave latch is write disabled. This way once the edge rises, the master latch becomes write disabled storing/holding the value of the input Dm from right before the rising edge. The WE of the slave (second) latch goes high allowing the value stored in the master to be written to and stored into the slave latch.
Multiplexers and Decoders

**Multiplexers:**
- n select bits
- $2^n$ input options
- 1 output

**Decoders:**
- 1 enable bit
- n select bits
- (input lines specify which output to raise)
- $2^n$ possible outputs (one high at a time)

**Figure 1 3 to 8 binary decoder**
Multiplexers and Decoders

Implement $g(a,b,c,d)=ac'd+ab'+c$ using a 4:1 MUX and no more than one extra gate.

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>g</th>
</tr>
</thead>
<tbody>
<tr>
<td>T</td>
<td>T</td>
<td>T</td>
<td>T</td>
<td>T</td>
</tr>
<tr>
<td>T</td>
<td>T</td>
<td>T</td>
<td>F</td>
<td>T</td>
</tr>
<tr>
<td>T</td>
<td>T</td>
<td>F</td>
<td>T</td>
<td>T</td>
</tr>
<tr>
<td>T</td>
<td>F</td>
<td>T</td>
<td>F</td>
<td>T</td>
</tr>
<tr>
<td>T</td>
<td>F</td>
<td>T</td>
<td>F</td>
<td>T</td>
</tr>
<tr>
<td>T</td>
<td>F</td>
<td>F</td>
<td>T</td>
<td>F</td>
</tr>
<tr>
<td>F</td>
<td>T</td>
<td>T</td>
<td>T</td>
<td>T</td>
</tr>
<tr>
<td>F</td>
<td>T</td>
<td>T</td>
<td>F</td>
<td>T</td>
</tr>
<tr>
<td>F</td>
<td>T</td>
<td>F</td>
<td>T</td>
<td>T</td>
</tr>
<tr>
<td>F</td>
<td>T</td>
<td>F</td>
<td>F</td>
<td>T</td>
</tr>
<tr>
<td>F</td>
<td>F</td>
<td>T</td>
<td>T</td>
<td>F</td>
</tr>
<tr>
<td>F</td>
<td>F</td>
<td>T</td>
<td>F</td>
<td>F</td>
</tr>
<tr>
<td>F</td>
<td>F</td>
<td>F</td>
<td>T</td>
<td>F</td>
</tr>
<tr>
<td>F</td>
<td>F</td>
<td>F</td>
<td>F</td>
<td>F</td>
</tr>
</tbody>
</table>
Adders and Bit Slice Design

Bit Slice Adder Circuit: broken down into repeated operations on individual bits, this design extends to any # of bits bc slices pass information between them.
ALUs

Combinational logic circuit that performs arithmetic & logic operations on integers
FSMs

An FSM is composed of a set of states, (# of state bits = ceiling( log_2( # states ) ))

<table>
<thead>
<tr>
<th>$S_1$</th>
<th>$S_0$</th>
<th>$K$</th>
<th>$S_1^+$</th>
<th>$S_0^+$</th>
<th>$Z$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>